

FORM 1082

File Number: BU9-97-226

THE ASSISTANT COMMISSIONER FOR PATENTS Washington, D.C. 20231

Sir:

FOR:

Total

Indep

Claims

Claims

Basic Fee

Transmitted herewith for filing is the patent application of

Inventors: Cassondra L. Crotty, Daria R. Dooling, David E. Moran, Ralph J. Williams

For: METHOD FOR VISUALIZING DATA

Enclosed are:

FORM PTO-1082

(9) sheets of drawing.

An assignment of the invention to International Business Machines Corporation.

(Col. 2)

No. Extra

A Declaration and Power of Attorney.

A verified statement to establish small entity status under 37 CFR 1.9 and 37 CFR 1.2

Claim to Right of Priority w/certified copy of __ application no(s). __.

0

9

Information Disclosure Statement, PTO Form-1449, and 5 references.

The filing fee has been calculated as shown below:

(Col. 1)

No. Filed

16-20=

12-3=

OTHER THAN A SMALL ENTITY

 SMALL ENTITY

 Rate
 Fee

 \$380

 x \$9
 \$

 x \$39
 \$

 + \$130
 \$

 TOTAL
 \$

OR Rate Fee OR \$760 OR x \$18 \$ 0 OR x \$78 \$702 OR + \$260 \$ TOTAL OR \$1462

Multiple Dependent Claim Presented
*If the difference in Col. 1 is less than zero,
enter "0" in Col. 2.

Please charge my Deposit Account No. **09-0456 (IBM Corporation)** the amount of \$1,462.00. A duplicate copy of this sheet is enclosed.

A check in the amount of \$ to cover the filing fee is enclosed.

The Assistant Commissioner for Patents is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to Deposit Account No. 09-0456 (IBM Corporation). A duplicate copy of this sheet is enclosed.

Any additional filing fees required under 37 CFR 1.16.

Any patent application processing fees under 37 CFR 1.17.

The Assistant Commissioner for Patents is hereby authorized to charge payment of the following fees during the pendency of this application or credit any overpayment to Deposit Account No. 09-0456 (IBM Corporation). A duplicate copy of this sheet is enclosed.

Any patent application processing fees under 37 CFR 1.17.

The issue fee set in 37 CFR 1.18 at or before mailing of the Notice of Allowance, pursuant to 37 CFR 1.311(b).

Any filing fees under 37 CFR 1.16 for presentation of extra claims.

INTERNATIONAL BUSINESS MACHINES CORPORATION

Intellectual Property Law - Mail 972E

1000 River Street

Essex Junction, VT 05452

(802) 769-4457

mf

EXPRESS MAIL Mailing Label Number: EE274935054US

Date of Deposit: JANUARY 4, 1999

I hereby certify that this paper and fee are being deposited, under 37 C.F.R. § 1 10 and with sufficient postage, using the "Express Mail Post Office to Addressee" service of the United States Postal Service on the date indicated above and that the deposit is addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

ARNEILE DOOGE

Name of person mailing correspondence

Signature of person mailing correspondence

Ŕichard M. Kotulak, Reg. No. 27,712

Respectfully submitted.

MF F \CLIENT\IBMV\180\1082.DOC

jc588 u.s. 09/22469

APPLICATION

FOR

UNITED STATES LETTERS PATENT

APPLICANT NAME: Cassondra L. Crotty, Daria R. Dooling,

David E. Moran, Ralph J. Williams

TITLE: METHOD FOR VISUALIZING DATA

DOCKET NO.: BU9-97-226

INTERNATIONAL BUSINESS MACHINES CORPORATION

CERTIFICATE OF MAILING UNDER 37 CFR 1 10

I hereby certify that, on the date shown below, this correspondence is being deposited with the United States Postal Service in an envelope addressed to the Assistant Commissioner for Patents, Washington, D.C., 20231 as "Express Mail Post Office to Addressee" Mailing Label No <u>EE274935054US</u>

JANUARY 4, 1999

15

25

METHOD FOR VISUALIZING DATA

TECHNICAL FIELD

The present invention relates generally to graphical computer systems and, more specifically, to a method and system for visualizing data.

BACKGROUND OF THE INVENTION

Scientific visualization involves displaying large sets of data generated in the process of investigating a scientific or engineering problem. In many engineering applications, large linear systems of equations arise. Such applications include, for example, simulation of nonlinear microwave circuits, robotic control, or power systems design. Linear systems of equations are typically expressed in the form

 $Ax = b , \qquad (1)$

where $A \in R^{n \times n}$ or $A \in C^{n \times n}$, i.e., A is a square n-dimensional matrix with real or complex elements, $x \in R^{n \times 1}$ and $b \in R^{n \times 1}$, or $x \in C^{n \times 1}$ and $b \in C^{n \times 1}$, i.e., x and b are either real or complex n-dimensional vectors. The entries of the matrix A are values that arise from the physical system involved. For example, the matrix A is often a Jacobian matrix related to a nonlinear algebraic equation associated with a physical system, e.g., a conductance matrix of an electronic circuit, where x is a voltage vector and b is a current vector.

 $\cal A$ matrices characterize both numerical and structural properties of the physical system. Numerical or quantitative properties are indicated by the elements of $\cal A$

15

being, for example, "real," "complex," "positive," "negative," "integer," or "floating point" to name just a few. Structural or qualitative properties are related to the position or indexing of the elements of the matrix. The position of an element in a matrix is indexed by integers indicating the row and column position of the element. Note that matrices are 2-dimensional arrays and some physical systems may involve higher dimensional arrays such as 3dimensional arrays. In the case of a 3-dimensional array, for example, the position of elements in the array are indexed by a row, a column, and a plane. Characterization of structural properties of a matrix include, for example: dense matrices, in which many of the elements of the matrix are non-zero; sparse matrices, in which many of the elements of the matrix are zero; Hermitian or symmetric matrices, in which a matrix equals its adjoint; and skew-symmetric matrices, in which the elements of the transpose of the matrix have the opposite sign from the elements of the matrix.

Many numerical methods exist for the solution of systems of equations expressed in the form of equation (1); see, for example, Kendall E. Atkinson, "An Introduction to Numerical Analysis," (Wiley, 1989), and Yousef Saad, "Iterative Methods for Sparse Linear Systems," (PWS Publishing Company, 1996). Numerical methods for the solution of these systems of equations include reordering, preconditioning, factoring, and substitution. The choice of numerical method for the solution of equation (1) is guided by the numerical and structural characteristics of the physical systems modeled.

There are conventional software packages that allow a user to store and display data arrays, such as

matrices. For example, commercial software packages such as MATLAB® by the Math Works Inc. or MATHEMATICA® by Wolfram Research. These software packages, however, may not be able to display a conductance matrix associated with the operation of an electrical circuit with millions of components. The main difficulty with conventional packages is the limitation placed on allocation of memory provided for the storage of data arrays, thus limiting the ability of conventional packages to display large arrays. The deficiencies of the conventional software packages show that a need still exists for a method and system which permit visualization of large sets of data.

SUMMARY OF THE INVENTION

The difficulty of choosing an appropriate and efficient numerical method for the solution of the 15 engineering problem may be overcome by graphical visualization of the data. In particular, it may be insightful to graphically view a matrix such as the Amatrix of equation (1). For example, a microprocessor integrated circuit (IC) may use four signal types: power signals, clock (timing) signals, control signals, and data signals. Each signal type is described by a reactive network having one or more resistive, capacitive, and inductive components. Such a network may contain 1-10 million components for each signal type. Each such network is described by an equation of the form Ax = b. In particular, the direct current (dc) solution of a microprocessor (IC) power signal network may be represented by an equation Ax = b, with A symmetric and positive definite. In the case for which A is symmetric and 30 positive definite, Cholesky factorization and backward substitution may be applied to solve the equation Ax = b.

20

25

To meet this and other needs, and in view of its purposes, the present invention provides a method and system for visualizing data arrays represented in the form of a plurality of data values. A grid is generated based on the plurality of data values. Each data value is associated with a geometric shape. The geometric shapes associated with the data values are placed on the grid. The visual and geometric information placed on the grid are reported to a user in graphical form.

In addition, it is possible to identify one of a plurality of numerical attributes associated with each data value of the plurality of data values, and associate with each numerical attribute one of a plurality of visual attributes. Then, each data value is associated with a geometric shape having one of the plurality of visual attributes. The geometric shapes associated with each data value of the plurality of data values are placed on the grid. The visual and geometric information placed on the grid are reported to a user in graphical form.

Alternatively, the present invention provides a method and system for visualizing data provided in the form of a geometric representation. A plurality of data values are extracted from the geometric representation. A graphic representation of the plurality of data values is generated. The graphic representation is displayed to a user.

It is to be understood that both the foregoing general description and the following detailed description are exemplary, but are not restrictive, of the invention.

BRIEF DESCRIPTION OF THE DRAWING

The invention is best understood from the following detailed description when read in connection with the accompanying drawing. Included in the drawing are the following figures.

- Fig. 1 is a flow chart illustrating steps in a method for visualizing data arrays in accordance with an embodiment of the present invention;
- Fig. 2 is a flow chart illustrating steps in a method for visualizing data arrays in accordance with an embodiment of the present invention;
 - Fig. 3 is a flow chart illustrating steps in a method for visualizing data provided in the form of a geometric representation;
 - Fig. 4 is an exemplary graphical representation of a simple dense array that is helpful in understanding an embodiment of the present invention;
 - Fig. 5 is an exemplary circuit schematic;
- Fig. 6 is a block diagram representation of an exemplary power distribution circuit of an integrated circuit;
 - Fig. 7 is a more detailed circuit model for $R_{\mbox{\scriptsize IC}_S}$ and $R_{\mbox{\scriptsize IC}_G}$ of Fig. 6;
- Fig. 8 shows an exemplary physical model for R_{IC_s} and R_{IC_G} of Fig. 7; and

15

Fig. 9 illustrates metalization levels and interlevel connections of Fig. 8 as sparsely connected resistive grids.

DETAILED DESCRIPTION OF THE INVENTION

In integrated circuit physical design systems, for example, special shapes associated with the integrated physical circuit layout are described by a syntax of a language such as, for example, Graphics Language 1 (GL1) or Graphic Design Language (GDS). These languages provide mechanisms to describe three-dimensional space, orientation, and parametric information such as power service terminal (PST), logic service terminal, and IC package to IC interconnections. The shapes described by languages such as GL1, GDS, or the like are placed on a grid that represents the physical area of an integrated circuit (a chip). geometric description language may then be used to build a set of photolithographic masks. Each mask represents a different step in the manufacture of an integrated circuit. Different geometric characteristics of the lithographic masks represent transistors, wires, insulation, or the like, of the integrated circuit. The integrated circuit may be manufactured on a silicon substrate with insulated interconnects (wires). The geometric shapes involved in an integrated circuit are typically on a microscopic scale. Such a manufacturing process is a planar, or layered, process in which transistors may occupy the lower levels and the interconnects and insulation occupy the remaining higher levels.

A physical design system such as, for example, the CadenceTM system may graphically display or print out information, such as a grid including geometric shapes,

20

25

30

coded in a geometric description language such as GL1. Physical design software systems typically have large memory capacity to accommodate the shapes involved in the design of an integrated circuit. A physical design system may accommodate designs having millions of shapes, such as the shapes involved in an integrated circuit which are typically on a microscopic scale. Hence, a physical design system may graphically illustrate data arrays with millions of data variables.

method for visualizing data arrays in accordance with an embodiment of the present invention. In step 102, a multidimensional grid is generated. The position of data values in an array, for example, the rows, columns, and planes, may be used to generate the grid. In other words, the grid may be treated as a template for a numerical array, or the grid may act as a reference in a similar manner to a coordinate system. The grid may subsequently be used as a reference for the placement of geometric shapes.

In step 104, arbitrary geometric shapes are associated with the data values in the array. That is, each entry or data value is identified with a geometric shape such as, for example, a line, a circle, a rectangle, a triangle, or a dodecahedron. Numerical properties of the data values such as, for example, magnitude and sign as well as the type of data values, for example, real or complex may be used to determine the choice of geometric shape.

Numerical properties may be used to determine the sort of geometric shape identified with a data value as well as the relative size and appearance of the shape. For example, a positive, real number may be represented by a solid square;

20

a negative, real number may be represented by an open square. Thus, a graphical representation of the dense array

$$\begin{bmatrix} 1 & -1 & -1 \\ -1 & 1 & -1 \\ -1 & -1 & 1 \end{bmatrix}$$

may be constructed as illustrated in Fig. 4.

For example, consider a system that uses graphics capabilities, such as an integrated circuit physical design system. In such a physical design system, geometric shapes may be used to represent circuit components including transistors, interconnects (wires), and insulation. Such circuit components are represented by data values detailing various technical specifications of the components. For example, the dimensions of a transistor length or width may be specified in micrometers (e.g., 0.6×10^{-6} meters) and the electrical resistance of a conductor may be specified in ohms (e.g., $1.5\times10^{-3}\Omega$).

In step 106, the geometric shapes associated with the data values are placed on the grid. The grid may be multi-dimensional so as to correspond to a multi-dimensional array. The positioning of a geometric shape on the grid is related to the index of a data value entry of the array.

In step 108, the information contained in the grid, including the geometric shapes, is reported to a user. It is preferable to report the information to a user on a computer display or in the form of a printout.

20

25

The present invention may take advantage of the capability of a physical design software system to graphically display numerical data arrays. As detailed in the steps shown in Fig. 1, numerical and structural properties of data arrays may be represented in a form that is recognized by a physical design system. The data array displayed, for example, in a printout makes it possible to visualize properties of a data array.

If a data array is sparse, for example, then by visualizing the data array it may be possible to observe certain patterns. Sparsity patterns may lead to the choosing of suitable numerical methods, or reordering schemes with which to treat the data array. Sparsity patterns may also provide insight into the possibility of parallel processing of the data array. An integrated circuit visualization of the array may be used to determine circuit properties such as, for example, points of high current or points of low voltage. If the data values in the data array represent numerical data that is part of a larger computational process, then visualizing the data array may help to detect computationally intensive portions of the process.

Fig. 2 is a flow chart illustrating steps in a method for visualizing data arrays in accordance with an embodiment of the present invention. In the same way as in step 102 of Fig. 1, a grid is generated in step 202. In step 204, numerical attributes associated with data values of the data array are identified. Numerical attributes associated with data values may include the sign of a data value and the range of magnitude of a data value. In step 206, visual attributes are associated with numerical attributes identified in step 204. Visual attributes may

15

20

25

include, for example, color, hue, brightness, and saturation. Visual attributes may be used to highlight numerical properties of the data values of the data array. For example, the range and distribution of the numerical magnitude of data values may be highlighted by a variety of colors and changes in brightness.

In step 208, geometric shapes having the proper visual attributes are associated with the data values in the array. In other words, each data value, having a numerical attribute, is associated with a geometric shape, having a visual attribute, through the association performed in step 206. For example, a geometric shape associated with a data value with a magnitude belonging to a particular range of magnitudes has the color associated with that range of magnitudes.

In step 210, similarly to step 106 of Fig. 1, the geometric shapes associated with the data values are placed on the grid. In step 212, which is the same as step 108 of Fig. 1, the information contained in the grid including the geometric shapes is reported to a user. It is preferable to report the information to a user on a computer display or in the form of a printout.

In the foregoing, a method is described for visualizing data arrays provided in the form of data values. The data are associated with geometric shapes placed on a grid. It is also possible, in accordance with another embodiment of the present invention, to visualize data provided in the form of a geometric representation. Fig. 3 is a flow chart illustrating steps in a method for visualizing data provided in the form of a geometric representation. A graphic representation may be coded, for

20

25

example, in a geometric description language such as GL1, GDS, or the like. In step 302, data values, such as numerical data values, are extracted from a geometric representation. Consider the case in which the geometric representation is an integrated circuit layout. In this case, numerical data values are obtained by extracting power buses and network resistance from the integrated circuit layout. The numerical data values thus obtained may then be organized in a data array such as a matrix.

In step 304, a graphic representation of the data values is generated. Such a graphic representation may be, for example, a graphic representation of a sparse matrix. If the graphic representation is an integrated circuit layout, such a sparse matrix may be a conductance matrix obtained, for example, as part of quiescent drain current analysis. A graphic representation of a sparse matrix may be, for example, a grid corresponding to rows and columns of a matrix in which a colored dot is placed on the grid for each non-zero entry in the matrix.

In step 306, the graphic representation is displayed to a user. A physical design software system such as the Cadence system may be used to display a graphic representation, such as a representation of a sparse matrix. A physical design software system may be used to print a colored graphic representation of a sparse matrix.

The use of a physical design software system for the implementation of the present invention is advantageous because such systems can handle large volumes of data. It may in fact be the case that, for some applications, the amount of memory required to store a graphic representation, coded in a geometric description language such as GL1, is

3.0

larger than the amount of memory required to store the extracted data values.

EXAMPLE

The following example is included to more clearly demonstrate the overall nature of the invention: a method for visualization of numerical matrices. The entries of the matrices may include multi-dimensional, linear, and/or non-linear numerical expressions. This example is exemplary, not restrictive, of the invention.

Matrices are useful constructs both in theoretical and applied mathematical analysis. Specifically, in the field of dynamical systems matrices are useful in the course of both "steady-state" (time independent) and "dynamic" (time dependent) analysis. Both steady-state and dynamic analyses may be performed in relation to dynamic systems arising in the fields of electrical, hydraulic, thermal, and mechanical engineering.

Kirchoff's Current Law (KCL) is a specific example from circuit analysis. KCL is a conservative law which states that the sum of the currents "entering" and "exiting" a node in an electrical network equals zero. A node is defined as the junction of two or more electrical components. Fig. 5 is an exemplary circuit schematic illustrating five such nodes, labeled 0 through 4, connecting between resistors labeled RO, R1, R2, R3, R4, R5, R6, and R7. Table 1 shows a "net list" associated with the circuit of Fig. 5. The "net list" is a tabular representation of the circuit or electrical network of Fig. 5. Table 1 provides all of the information included in the circuit diagram of Fig. 5.

TABLE 1 "Net List"

MODEL NAME	FROM NODE	TO NODE	VALUE
R0	0	1	1
R1	0	3	2
R2	0	2	3
R3	1	2	4
R4	3	2	5
R5	1	4	6
R6	2	4	7
R7	3	4	8
I_{S}	0	4	I

Another equivalent representation of the circuit of Fig. 5 may be obtained by applying KCL. In matrix form the representation of the circuit of Fig. 5 is denoted by the following equation:

10

$$G * v = \begin{bmatrix} 6 & -1 & -3 & -2 & 0 \\ -1 & 11 & -4 & 0 & -6 \\ -3 & -4 & 19 & -5 & -7 \\ -2 & 0 & -5 & 15 & -8 \\ 0 & -6 & -7 & -8 & 21 \end{bmatrix} \begin{bmatrix} v_0 \\ v_1 \\ v_2 \\ v_3 \\ v_4 \end{bmatrix} = i = \begin{bmatrix} I_s \\ 0 \\ 0 \\ -I_s \end{bmatrix},$$

where G is a matrix that represents the conductance of resistive components R0 through R7 in the circuit, v is a vector of node voltages, and i is a vector of branch currents. Thus, the dimension, or "size", of G, v, and i each depends on the number of nodes in the circuit. In other words, the greater the number of nodes, the larger the "size" of matrix G and vectors v and i.

A circuit that results in a relatively large conductance matrix G is the power distribution circuit of an

15

20

25

integrated circuit (IC). Fig. 6 is a block diagram representation of such a circuit. The circuit of Fig. 6 includes: an external power supply with an "earth" reference, a source voltage, and a ground voltage; a resistor RPKG, representing the resistance of the IC package; a resistor RTC, representing the resistance of the IC power distribution metalization layers; and IC transistors. Fig. 6 illustrates that the voltage delivered to the IC transistors is "divided" by RPKG and RTC, where Vps is lowered by the voltage drop across RPKGs and RTCs, as given by the equation:

VPFETs = Vpss - VPKGs - VICs

and V_{ps_G} is raised by the voltage drop across R_{PKGG} and R_{ICG} , as given by the equation:

 $V_{NFET_G} = V_{ps_G} + V_{PKG_G} + V_{IC_G}$.


Fig. 7 shows a more detailed circuit model for Ric_s and Ric_s , where each "level" of IC metalization is modeled as a separate resistor. A contemporary IC may have ten levels to connect V_{PSs} to V_{PFETs} , and an additional ten levels to connect V_{NFETs} to V_{PSs} .

Fig. 8 shows the corresponding physical model for R_{IC_5} and R_{IC_5} of Fig. 7, where a metalization level is shown as a rectangle, and an inter-level connection or "via" is represented as a square.

Fig. 9 illustrates the levels and vias of Fig. 8 as sparsely connected resistive grids. A contemporary IC may have approximately five million resistors in each resistive block. Therefore, the resulting conductance

matrix G may be of on the order of 3.5 million X 3.5 million. Such a matrix is very large.

As applied to this exemplary embodiment, the present invention provides a way to organize the rows and columns of conductance matrix G. Matrix G may be organized so that the entries of matrix G correspond to the physical position of nodes in the circuit. The physical position of nodes in the circuit is shown, for example, in Fig. 9. The following matrix-vector equation G*v=i corresponds to such a reorganization of matrix G for the circuit diagrams of Figs. 7 and 8.



where all zero entries have been left blank, all resistive values have been set to one ohm, and the corresponding resistors are connected serially. Hence, conductance matrix

15

G is organized such that adjacent resistors in the circuit appear as adjacent entries in matrix G.

Although illustrated and described herein with reference to certain specific embodiments, the present invention is nevertheless not intended to be limited to the details shown. Rather, various modifications may be made in the details within the scope and range of equivalents of the claims and without departing from the spirit of the invention. The present invention can further be embodied in the form of computer-implemented processes and apparatus for practicing such processes, for example, and can be embodied in the form of computer program code embodied in tangible media, such as floppy diskettes, fixed (hard) drives, CD ROM's, magnetic tape, fixed/integrated circuit devices, or any other computer-readable storage medium, such that when the computer program code is loaded into and executed by a computer, the computer becomes an apparatus for practicing the invention.

What is Claimed:

- 1. A method for visualizing data arrays provided
- in the form of a plurality of data values, said method
- 3 comprising the steps of:
- qenerating a grid based on the plurality of data
- 5 values;
- associating each data value of the plurality of
- 7 data values with one of a plurality of geometric shapes
- 8 according to a predetermined set of rules;
- placing said one of the plurality of geometric
- shapes associated with each data value of the plurality of
- 11 data values on the grid; and
- displaying visual and geometric information placed
- on the grid to a user in graphical form.
- 2. A method for visualizing data arrays provided
- 2 in the form of a plurality of data values, said method
- 3 comprising the steps of:
- qenerating a grid based on the plurality of data
- 5 values;
- identifying one of a plurality of numerical
- 7 attributes associated with each data value of the plurality
- 8 of data values;
- associating each numerical attribute with one of a
- 10 plurality of visual attributes;

associating each data value of the plurality of data values with one of a plurality of geometric shapes each having one of the plurality of visual attributes, which is consistent with the data value, according to a predetermined set of rules;

placing said one of the plurality of geometric shapes associated with each data value of the plurality of data values on the grid; and

displaying visual and geometric information placed on the grid to a user in graphical form.

- 3. A method for visualizing data provided in the form of a geometric representation, said method comprising the steps of:
- extracting a plurality of data values from the geometric representation;
- generating a graphic representation of the plurality of data values; and
- displaying the graphic representation to a user.
- 4. The method according to claim 3, wherein the graphic representation of the plurality of data values is the graphic representation of a conductance matrix.
- 5. An article of manufacture comprising a computer usable medium having computer readable program code means embodied therein for visualizing data arrays provided in the form of a plurality of data values, the computer readable program code means in said article of manufacture

- 6 comprising computer readable program code means for causing
- 7 a computer to effect:
- generating a grid based on the plurality of data
- 9 values;
- associating each data value of the plurality of
- data values with one of a plurality of geometric shapes
- according to a predetermined set of rules;
- placing said one of the plurality of geometric
- shapes associated with each data value of the plurality of
- 15 data values on the grid; and
- displaying visual and geometric information placed
- on the grid to a user in graphical form.
- 6. An article of manufacture comprising a
- 2 computer usable medium having computer readable program code
- 3 means embodied therein for visualizing data arrays provided
- 4 in the form of a plurality of data values, the computer
- readable program code means in said article of manufacture
- 6 comprising computer readable program code means for causing
- 7 a computer to effect:
- generating a grid based on the plurality of data
- 9 values;
- identifying one of a plurality of numerical
- 11 attributes associated with each data value of the plurality
- of data values;
- associating each numerical attribute with one of a
- 14 plurality of visual attributes;

- associating each data value of the plurality of
 data values with one of a plurality of geometric shapes each
 having one of the plurality of visual attributes, which is
 consistent with the data value, according to a predetermined
 set of rules;
- placing said one of the plurality of geometric shapes associated with each data value of the plurality of data values on the grid; and
- displaying visual and geometric information placed on the grid to a user in graphical form.
- 7. An article of manufacture comprising a computer usable medium having computer readable program code means embodied therein for visualizing data provided in the form of a geometric representation, the computer readable program code means in said article of manufacture comprising computer readable program code means for causing a computer to effect:
- extracting a plurality of data values from the geometric representation;
- generating a graphic representation of the plurality of data values; and
- displaying the graphic representation to a user.
- 1 8. The article of manufacture according to claim 2 7, wherein the graphic representation of the plurality of 3 data values is the graphic representation of a conductance 4 matrix.

- 9. A computer program product comprising a computer usable medium having computer readable program code means embodied therein for causing visualization of data arrays provided in the form of a plurality of data values, the computer readable program code means in said computer program product comprising computer readable program code means for causing a computer to effect:
- generating a grid based on the plurality of data values;
- associating each data value of the plurality of data values with one of a plurality of geometric shapes according to a predetermined set of rules;
- placing said one of the plurality of geometric shapes associated with each data value of the plurality of data values on the grid; and
- displaying visual and geometric information placed on the grid to a user in graphical form.
- 10. A computer program product comprising a
 2 computer usable medium having computer readable program code
 3 means embodied therein for causing visualization of data
 4 arrays provided in the form of a plurality of data values,
 5 the computer readable program code means in said computer
 6 program product comprising computer readable program code
 7 means for causing a computer to effect:
- generating a grid based on the plurality of data values;

- identifying one of a plurality of numerical attributes associated with each data value of the plurality of data values;
- associating each numerical attribute with one of a plurality of visual attributes;
- associating each data value of the plurality of
 data values with one of a plurality of geometric shapes each
 having one of the plurality of visual attributes, which is
 consistent with the data value, according to a predetermined
 set of rules;
- placing said one of the plurality of geometric
 shapes associated with each data value of the plurality of
 data values on the grid; and
- displaying visual and geometric information placed on the grid to a user in graphical form.
- 11. A computer program product comprising a
 2 computer usable medium having computer readable program code
 3 means embodied therein for causing visualization of data
 4 provided in the form of a geometric representation, the
 5 computer readable program code means in said computer
 6 program product comprising computer readable program code
 7 means for causing a computer to effect:
- extracting a plurality of data values from the geometric representation;
- generating a graphic representation of the plurality of data values; and

displaying the graphic representation to a user.

- 12. The product according to claim 11, wherein the graphic representation of the plurality of data values is the graphic representation of a conductance matrix.
- 13. A storage device readable by machine, tangibly embodying a program of instructions executable by the machine to perform a method for visualizing data arrays provided in the form of a plurality of data values, said method comprising the steps of:
- generating a grid based on the plurality of data values;
- associating each data value of the plurality of data values with one of a plurality of geometric shapes according to a predetermined set of rules;
- placing said one of the plurality of geometric shapes associated with each data value of the plurality of data values on the grid; and
- displaying visual and geometric information placed on the grid to a user in graphical form.
- 14. A storage device readable by a machine, 2 tangibly embodying a program of instructions executable by 3 the machine to perform a method for visualizing data arrays 4 provided in the form of a plurality of data values, said
- method comprising the steps of:
- generating a grid based on the plurality of data values;

- identifying one of a plurality of numerical attributes associated with each data value of the plurality of data values;
- associating each numerical attribute with one of a plurality of visual attributes;
- associating each data value of the plurality of
 data values with one of a plurality of geometric shapes each
 having one of the plurality of visual attributes, which is
 consistent with the data value, according to a predetermined
 set of rules;
- placing said one of the plurality of geometric shapes associated with each data value of the plurality of data values on the grid; and
- displaying visual and geometric information placed on the grid to a user in graphical form.
- 15. A storage device readable by a machine, 2 tangibly embodying a program of instructions executable by 3 the machine to perform a method for visualizing data 4 provided in the form of a geometric representation, said 5 method comprising the steps of:
- extracting a plurality of data values from the geometric representation;
- generating a graphic representation of the plurality of data values; and
- displaying the graphic representation to a user.

- 16. The device according to claim 15, wherein the
- graphic representation of the plurality of data values is
- 3 the graphic representation of a conductance matrix.

15

METHOD FOR VISUALIZING DATA

ABSTRACT

A system and method for visualizing data. Data are provided either in the form of data values of a data array or in the form of a geometric representation. A data array may be, for example, a sparse matrix. A geometric representation, may be, for example, an integrated circuit layout coded in a geometric description language. Data provided in the form of data values are associated with geometric shapes placed on a grid. Information placed on the grid is then reported to a user. If data are provided in the form of a geometric representation, then data values are extracted from the geometric representation. A graphic representation is generated from the extracted data values. The graphic representation is exhibited to a user.

1/9 Crotty et al. BU9-97-226 (RMK)




FIG. I




FIG. 2




FIG. 3

FIG. 4




FIG. 5




FIG. 6





FIG. 7






FIG. 9

BU9-97-226

Declaration and Power of Attorney For Patent Application English Language Declaration

As a below named inventor, I hereby declare that:						
My residence, post office address and citizenship are as stated below next to my name,						
I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled METHOD FOR VISUALIZING DATA, the specification of which is attached hereto unless the following box is checked:						
was filed on as United States Application Number or PCT International Application Number and was amended on (if applicable). hereby state that I have reviewed and understand the contents of the above identified specification, ncluding the claims, as amended by any amendment referred to above.						
I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR § 1.56.						
I hereby claim foreign priority benefits under 35 U.S.C. §119(a)-(d) or § 365(b) of any foreign application(s) for patent or inventor's certificate, or § 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed: Prior Foreign Application(s)						
(Number) (Cou	ntry)	—— (Day/Month/Year Filed)				
(Number) (Cou	ntry)	(Day/Month/Year Filed)				
I hereby claim the benefit under 35 U.S.C. § 119(e) of any United States provisional application(s) listed below.						
(Application Number)	(Filing Date)					
(Application Number)	(Filing Date)					
I hereby claim the benefit under 35 U.S.C. § 120 of any United States application(s), or 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of 35 U.S.C. § 112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR § 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:						

1	֡
2 5	
Han Hall Hall	
122	
Till I	
T)	
, .,	
31	
31	

	— (Application Number)		(Filing Date)	(Status - paten	ted, pending, abandon	ed)
	(Application Number)		(Filing Date)	(Status - paten	ted, pending, abandon	ed)
		ecute this appl	a named inventor, I ication and transact			
	Paul F. Prestia Allan Ratner Andrew L. Ney Kenneth N. Nigon Kevin R. Casey Benjamin E Leace James C. Simmons Lawrence E. Ashery Christopher R. Lewis Robert L. Andersen Daniel N. Calder Louis W. Beardell, Jr.	Reg. No. 23,031 Reg No. 19,717 Reg. No. 20,300 Reg. No. 31,549 Reg No 32,117 Reg No 33,412 Reg No. 24,842 Reg. No. 34,515 Reg. No. 36,201 Reg. No. 25,771 Reg. No. 27,424 Reg. No. 40,506	Jacques L. Etkowicz Eric A. Dichter Rocco L. Adornato Mark J. Marcelli Joshua L. Cohen Christopher J. Dervishian Jack J. Jankovitz Costas S. Krikelis William P. Hauser Bruce M. Monroe Rex A. Donnelly, IV Paul D. Golian	Reg. No. 41,738 Reg. No. 41,708 Reg. No. 40,480 Reg. No. 36,593 Reg. No. 38,040 Reg. No. 42,480 Reg. No. 42,690 Reg. No. 28,028 Reg. No. 26,277 Reg. No. 33,602 Reg. No. 41,712 Reg. No. P42,591	Mark F. Chadurjian Dale M. Crockatt Richard M. Kotulak James M. Leas William D Sabo Eugene I. Shkurko Robert A. Walsh Howard J. Walter, Jr. Christopher A. Hughes John E. Hoel Edward A. Pennington Joseph C. Redmond, J	Reg. No. 26,914 Reg. No. 26,279 Reg. No. 32,588
Address all correspondence to: Kevin R. Casey Ratner & Prestia, Suite 301, One Westlakes, Berwyn, P.O. Box 980, Valley Forge, PA 19482-0980 Address all telephone calls to: Kevin R. Casey at (610) 407-0700.					9482-0980	
at the field and that in it is	I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.					
h125 II SE 194	Full name of sole or fi	rst inventor (given	name, family name) <u>Casso</u>	ondra L. Crotty		
the street,	Inventor's signature _ Residence <u>52 Hitcho</u> Citizenship <u>USA</u> Post Office Address §				Date	
	Full name of second j	oint inventor, if any	r (given name, family name) Daria R. Dooling		
		HRoad, Huntingtor 307 Pond Road Huntington, VT 05	1, Vermont 05462		Date 10	116/98
	Additional inver	ntors are being nar	ned on separately number	ed sheets attached l	nereto.	

Full name of third joint inventor, if any (given name, family name) <u>David E. Moran</u>	
Third inventor's signature Sand E. Molaw	Date DEC 16 1998
Residence 21 Deerfield Road, South Burlington, Vermont 05403	
Citizenship <u>USA</u>	
Post Office Address 21 Deerfield Road	
South Burlington, VT 05403	
Full name of fourth joint inventor, if any (given name, family name) Ralph J. Williams	
Fourth inventor's signature Raft & Willeams	Date
Residence 9 Hanley Lane, Essex Junction, Vermont 05452	,
Citizenship <u>USA</u>	
Post Office Address 9 Hanley Lane	
Esse Junction, VT 05452	

BU9-97-226

(Application Number) (Filing Date) (Status - patented, pending, abandoned) (Application Number) (Filing Date) (Status - petented, pending, abandoned)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith:

Paul F. Prestia	Reg. No. 23,031	Jacques L. Etkowicz	Reg. No. 41,738	Mark F. Chadugian	Reg. No. 30,739
Allan Ratner	Reg. No. 19,717	Eric A. Dichter	Reg. No. 41,708	Dale M. Crockatt	Reg. No. 35,109
Andrew L. Ney	Reg. No. 20,300	Rocco L Adomato	Reg. No. 40,480	Richard M. Kotulak	Reg. No. 27,712
Kenneth N. Nigon	Reg No. 31,549	Mark J. Marcelli	Reg. No. 36,593	James M. Leas	Reg. No. 34,372
Kevin R. Casey	Reg. No. 32,117	Joshua L. Cohen	Reg. No. 38,040	William D. Sabo	Reg. No. 27,465
Benjamin E. Leace	Reg. No. 33,412	Christopher J. Dervishian	Reg. No. 42,480	Eugene I. Shkurko	Reg. No. 36,678
James C. Simmons	Reg. No. 24,842	Jack J. Jankovitz	Reg. No. 42,690	Robert A. Walsh	Reg. No. 26,516
Lawrence E. Ashery	Reg. No. 34,515	Costas S. Knkelis	Reg. No. 28,028	Howard J. Walter, Jr.	Reg. No. 24,832
Christopher R. Lewis	Reg. No. 36,201	William P. Hauser	Reg. No. 26,277	Christopher A. Hughes	Reg. No. 26,914
Robert L. Andersen	Reg. No. 25,771	Bruce M. Monroe	Reg. No. 33,602	John E. Hoel	Reg. No. 26,279
Daniel N. Calder	Reg. No. 27,424	Rex A. Donnelly, IV	Reg. No. 41,712	Edward A. Pennington	Reg. No. 32,588
Louis W. Beardell, Jr.	Reg. No. 40,506	Paul D. Golian	Reg. No. P42,591	Joseph C. Redmond, J	r.Reg. No. 18,753

Address all correspondence to: Kevin R. Casay

Ratner & Prestia, Suite 301, One Westlakes, Berwyn, P.O. Box 980, Valley Forge, PA 19482-0980 Address all telephone calls to: Kevin R. Casey at (610) 407-0700.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or Imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of sole or first inventor (given name, family name) Cassondra L. Crotty

Inventor's signature (a) Nangue 1 Residence 52 Hitchcock Lane, Avon, Connecticut 06001

Citizenship USA

Post Office Address 52 Hitchcock Lane

Avon, CT 06001

Full name of second joint inventor, if any (given name, family name) Daria R. Dooling

12/16/98 Second inventor's signature ___ Date

Residence 307 Pond Road, Huntington, Vermont 05462

Citizenship USA

Post Office Address 307 Pond Road

Huntington, VT 05462

Additional inventors are being named on separately numbered sheets attached hereto.

BU9-9,7-226

FIRST REIN OF HTFD

PAGE 03

12/19/1998 12:21 860-678-7721 FIRST REIN OF HTFD
DEC 18'98 12:54 FR IBM BURLINGTON IPLAW 802 7698938 TO 918606797721

P.03/16

Page 3 of 3

Full name of third joint inventor, if any (given name, family name) David E. Moran

Third inventor's signature

Date DEC 16 1998

Residence 21 Dearfield Road, South Burlington, Vermont 05403

Citizenship USA

Post Office Address 21 Deerfield Road

South Burlington, VT 05403

Full name of fourth joint inventor, if any (given name, family name) Ralph J. Williams

Date 12/16/1998

Residence 9 Hanley Lane, Essex Lanction, Vermont 05452

Citizenship USA

Post Office Address 9 Hanley Lane

Esse Junction, VT 05452